ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Tallennettuna:
| Päätekijä: | |
|---|---|
| Aineistotyyppi: | Kirja |
| Kieli: | Undetermined |
| Julkaistu: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| Aiheet: | |
| Tagit: |
Lisää tagi
Ei tageja, Lisää ensimmäinen tagi!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|