ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Enregistré dans:
| Auteur principal: | |
|---|---|
| Format: | Livre |
| Langue: | Undetermined |
| Publié: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| Sujets: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|