Designing DDR3 SDRAM controller based on FPGA
Wedi'i Gadw mewn:
| Iaith: | vie |
|---|---|
| Mynediad Ar-lein: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9222 |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Eitemau Tebyg
-
Apacer aeolus DDR3 -1800 /
gan: Amtech.com.vn. -
Logic Synthesis for FPGA-Based Control Units
gan: Barkalov, Alexander, et al.
Cyhoeddwyd: (2020) - Building algorithm of circular interpolation for CNC controller based on FPGA
-
Die wissenschaflichtechnische revolution in der industrie der DDR
Cyhoeddwyd: (1967) -
FPGA Design:
Best Practices for Team-based Reuse
gan: Simpson, Philip Andrew
Cyhoeddwyd: (2015)