Designing DDR3 SDRAM controller based on FPGA
保存先:
| 言語: | vie |
|---|---|
| オンライン・アクセス: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9222 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
類似資料
-
Apacer aeolus DDR3 -1800 /
著者:: Amtech.com.vn. -
Logic Synthesis for FPGA-Based Control Units
著者:: Barkalov, Alexander, 等
出版事項: (2020) - Building algorithm of circular interpolation for CNC controller based on FPGA
-
Die wissenschaflichtechnische revolution in der industrie der DDR
出版事項: (1967) -
FPGA Design:
Best Practices for Team-based Reuse
著者:: Simpson, Philip Andrew
出版事項: (2015)