Implementation of a dynamic partial reconfigurable FPGA framework for flexible network on chip
Saved in:
| Language: | vie |
|---|---|
| Online Access: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9245 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institutions: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Similar Items
- Developing a flexible NoC-based multicore reconfigurable hardware platform on FPGA
-
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
by: Gong, Lingkan, et al.
Published: (2015) - A cascadable random neural network chip with reconfigurable topology /
- A framework for customizable deep neural network hardware generation on FPGA
-
Thực hiện NETWORK-ON-CHIP (NoC) trên nền FPGA
by: Phạm Ngọc, Nam, et al.
Published: (2014)