Implementation of a dynamic partial reconfigurable FPGA framework for flexible network on chip
Zapisane w:
| Język: | vie |
|---|---|
| Dostęp online: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9245 |
| Etykiety: |
Dodaj etykietę
Nie ma etykietki, Dołącz pierwszą etykiete!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Podobne zapisy
- Developing a flexible NoC-based multicore reconfigurable hardware platform on FPGA
-
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
od: Gong, Lingkan, i wsp.
Wydane: (2015) - A cascadable random neural network chip with reconfigurable topology /
- A framework for customizable deep neural network hardware generation on FPGA
-
Thực hiện NETWORK-ON-CHIP (NoC) trên nền FPGA
od: Phạm Ngọc, Nam, i wsp.
Wydane: (2014)