Functional Verification of Dynamically Reconfigurable FPGA-based Systems
This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteri...
Đã lưu trong:
Những tác giả chính: | , |
---|---|
Định dạng: | Sách |
Ngôn ngữ: | English |
Được phát hành: |
Springer
2015
|
Truy cập trực tuyến: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/57984 |
Các nhãn: |
Thêm thẻ
Không có thẻ, Là người đầu tiên thẻ bản ghi này!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
id |
oai:scholar.dlu.edu.vn:DLU123456789-57984 |
---|---|
record_format |
dspace |
spelling |
oai:scholar.dlu.edu.vn:DLU123456789-579842023-11-11T05:53:16Z Functional Verification of Dynamically Reconfigurable FPGA-based Systems Gong, Lingkan Diessel, Oliver This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended Re Channel is a System C library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification. 2015-09-04T03:23:11Z 2015-09-04T03:23:11Z 2015 Book 978-3-319-06838-1 https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/57984 en application/pdf Springer |
institution |
Thư viện Trường Đại học Đà Lạt |
collection |
Thư viện số |
language |
English |
description |
This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended Re Channel is a System C library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification. |
format |
Book |
author |
Gong, Lingkan Diessel, Oliver |
spellingShingle |
Gong, Lingkan Diessel, Oliver Functional Verification of Dynamically Reconfigurable FPGA-based Systems |
author_facet |
Gong, Lingkan Diessel, Oliver |
author_sort |
Gong, Lingkan |
title |
Functional Verification of Dynamically Reconfigurable FPGA-based Systems |
title_short |
Functional Verification of Dynamically Reconfigurable FPGA-based Systems |
title_full |
Functional Verification of Dynamically Reconfigurable FPGA-based Systems |
title_fullStr |
Functional Verification of Dynamically Reconfigurable FPGA-based Systems |
title_full_unstemmed |
Functional Verification of Dynamically Reconfigurable FPGA-based Systems |
title_sort |
functional verification of dynamically reconfigurable fpga-based systems |
publisher |
Springer |
publishDate |
2015 |
url |
https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/57984 |
_version_ |
1782545321643999232 |