Closing the Power Gap between ASIC & Custom
Đã lưu trong:
Những tác giả chính: | Chinnery, David, Keutzer, Kurt |
---|---|
格式: | 圖書 |
語言: | English |
出版: |
Springer US
2020
|
主題: | |
在線閱讀: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/83695 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
相似書籍
-
Verilog and SystemVerilog Gotchas
由: Sutherland, Stuart, et al.
出版: (2020) -
CMOS Active Inductors and Transformers
由: Yuan, Fei
出版: (2020) -
Hardware Verification with System Verilog
由: Mintz, Mike, et al.
出版: (2020) -
Routing Congestion in VLSI Circuits
由: Saxena, Prashant, et al.
出版: (2020) -
Open Verification Methodology Cookbook
由: Glasser, Mark
出版: (2020)