Closing the Power Gap between ASIC & Custom
Saved in:
Main Authors: | Chinnery, David, Keutzer, Kurt |
---|---|
Format: | Book |
Language: | English |
Published: |
Springer US
2020
|
Subjects: | |
Online Access: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/83695 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institutions: | Thư viện Trường Đại học Đà Lạt |
---|
Similar Items
-
Verilog and SystemVerilog Gotchas
by: Sutherland, Stuart, et al.
Published: (2020) -
CMOS Active Inductors and Transformers
by: Yuan, Fei
Published: (2020) -
Hardware Verification with System Verilog
by: Mintz, Mike, et al.
Published: (2020) -
Routing Congestion in VLSI Circuits
by: Saxena, Prashant, et al.
Published: (2020) -
Open Verification Methodology Cookbook
by: Glasser, Mark
Published: (2020)