CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
Guardat en:
Autors principals: | Pavlov, Andrei, Sachdev, Manoj |
---|---|
Format: | Llibre |
Idioma: | English |
Publicat: |
Springer Netherlands
2020
|
Matèries: | |
Accés en línia: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85224 |
Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Ítems similars
-
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
per: Sachdev, Manoj, et al.
Publicat: (2020) -
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
per: Semenov, Oleg, et al.
Publicat: (2020) -
Embedded Memories for Nano-Scale VLSIs
per: Zhang, Kevin
Publicat: (2020) -
Ultra-Low Voltage Nano-Scale Memories
per: Itoh, Kiyoo, et al.
Publicat: (2020) -
Design for Manufacturability and Yield for Nano-Scale CMOS
per: Chiang, Charles, et al.
Publicat: (2020)