CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
Saved in:
Main Authors: | Pavlov, Andrei, Sachdev, Manoj |
---|---|
Format: | Book |
Language: | English |
Published: |
Springer Netherlands
2020
|
Subjects: | |
Online Access: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85224 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institutions: | Thư viện Trường Đại học Đà Lạt |
---|
Similar Items
-
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
by: Sachdev, Manoj, et al.
Published: (2020) -
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
by: Semenov, Oleg, et al.
Published: (2020) -
Embedded Memories for Nano-Scale VLSIs
by: Zhang, Kevin
Published: (2020) -
Ultra-Low Voltage Nano-Scale Memories
by: Itoh, Kiyoo, et al.
Published: (2020) -
Design for Manufacturability and Yield for Nano-Scale CMOS
by: Chiang, Charles, et al.
Published: (2020)