CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
Đã lưu trong:
Những tác giả chính: | Pavlov, Andrei, Sachdev, Manoj |
---|---|
Formáid: | Leabhar |
Teanga: | English |
Foilsithe: |
Springer Netherlands
2020
|
Ábhair: | |
Rochtain Ar Líne: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85224 |
Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Míreanna Comhchosúla
-
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
le: Sachdev, Manoj, et al.
Foilsithe: (2020) -
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
le: Semenov, Oleg, et al.
Foilsithe: (2020) -
Embedded Memories for Nano-Scale VLSIs
le: Zhang, Kevin
Foilsithe: (2020) -
Ultra-Low Voltage Nano-Scale Memories
le: Itoh, Kiyoo, et al.
Foilsithe: (2020) -
Design for Manufacturability and Yield for Nano-Scale CMOS
le: Chiang, Charles, et al.
Foilsithe: (2020)