CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
Đã lưu trong:
Những tác giả chính: | Pavlov, Andrei, Sachdev, Manoj |
---|---|
格式: | 圖書 |
語言: | English |
出版: |
Springer Netherlands
2020
|
主題: | |
在線閱讀: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85224 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
相似書籍
-
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
由: Sachdev, Manoj, et al.
出版: (2020) -
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
由: Semenov, Oleg, et al.
出版: (2020) -
Embedded Memories for Nano-Scale VLSIs
由: Zhang, Kevin
出版: (2020) -
Ultra-Low Voltage Nano-Scale Memories
由: Itoh, Kiyoo, et al.
出版: (2020) -
Design for Manufacturability and Yield for Nano-Scale CMOS
由: Chiang, Charles, et al.
出版: (2020)