New Data Structures and Algorithms for Logic Synthesis and Verification
Guardado en:
Autor principal: | Amaru, Luca Gaetano |
---|---|
Formato: | Libro |
Lenguaje: | English |
Publicado: |
Springer International Publishing
2020
|
Materias: | |
Acceso en línea: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85724 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Ejemplares similares
-
ASIC/SoC Functional Design Verification. 1st ed. 2018
por: Mehta, Ashok B.
Publicado: (2020) -
Introduction to Logic Circuits & Logic Design with VHDL
por: LaMeres, Brock J.
Publicado: (2020) -
Introduction to Logic Circuits & Logic Design with Verilog
por: LaMeres, Brock J.
Publicado: (2020) -
High-Level Synthesis
por: Coussy, Philippe, et al.
Publicado: (2020) -
Introduction to Logic Circuits & Logic Design with VHDL . 2nd ed.
por: LaMeres, Brock J.
Publicado: (2020)