Formal Verification of Simulink/Stateflow Diagrams
Đã lưu trong:
Những tác giả chính: | Zhan, Naijun, Wang, Shuling, Zhao, Hengjun |
---|---|
Formáid: | Leabhar |
Teanga: | English |
Foilsithe: |
Springer International Publishing
2020
|
Ábhair: | |
Rochtain Ar Líne: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85873 |
Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Míreanna Comhchosúla
-
Formal System Verification. 1st ed. 2018
le: Drechsler, Rolf
Foilsithe: (2020) -
Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. 1st ed. 2018
le: Weichslgartner, Andreas, et al.
Foilsithe: (2020) -
Energy-Efficient Smart Temperature Sensors in CMOS Technology. 1st ed. 2018
le: Souri, Kamran, et al.
Foilsithe: (2020) -
Neuro-inspired Computing Using Resistive Synaptic Devices
le: Yu, Shimeng
Foilsithe: (2020) -
Circadian Rhythms for Future Resilient Electronic Systems
le: Guo, Xinfei, et al.
Foilsithe: (2020)