Formal Verification of Simulink/Stateflow Diagrams
Đã lưu trong:
Những tác giả chính: | Zhan, Naijun, Wang, Shuling, Zhao, Hengjun |
---|---|
格式: | 圖書 |
語言: | English |
出版: |
Springer International Publishing
2020
|
主題: | |
在線閱讀: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85873 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
相似書籍
-
Formal System Verification. 1st ed. 2018
由: Drechsler, Rolf
出版: (2020) -
Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. 1st ed. 2018
由: Weichslgartner, Andreas, et al.
出版: (2020) -
Energy-Efficient Smart Temperature Sensors in CMOS Technology. 1st ed. 2018
由: Souri, Kamran, et al.
出版: (2020) -
Neuro-inspired Computing Using Resistive Synaptic Devices
由: Yu, Shimeng
出版: (2020) -
Circadian Rhythms for Future Resilient Electronic Systems
由: Guo, Xinfei, et al.
出版: (2020)