Thiết kế mạch số với VHDL & Verilog. Tập 1/

Codi QR

Thiết kế mạch số với VHDL & Verilog. Tập 1/

Guardat en:

Dades bibliogràfiques
Autor principal:	Tống, Văn On
Format:	Llibre
Idioma:	Vietnamese
Publicat:	Lao động xã hội 2007
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Thư viện lưu trữ:	Mạng thư viện Đại học Đà Nẵng

Ítems similars

Digital design, with RTL design, VHDL, and Verilog
per: Vahid, Frank
Publicat: (2011)

Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog (6th edition)
per: M. Morris, Mano, et al.
Publicat: (2026)

Excerpts of chapters 10 & 11 from Application-specific integrated circuits: An introduction to VHDL & Verilog HDL
per: Michael John Sebastian Smith
Publicat: (2001)

Ngôn ngữ VHDL thiết kế vi mạch
per: Nguyễn, Quốc Tuấn
Publicat: (2002)

Giáo trình thực hành Thiết kế vi mạch số với VHDL
per: Nguyễn Đình Phú - Trương Thị Bích Ngà
Publicat: (2024)

Giáo trình thực hành thiết kế vi mạch số với VHDL
per: Nguyễn, Đình Phú
Publicat: (2018)

Ngôn ngữ VHDL để thiết kế vi mạch /
per: Nguyễn Quốc Tuấn.
Publicat: (2006)

Ngôn ngữ VHDL để thiết kế vi mạch. /
per: Nguyễn Quốc Tuấn
Publicat: (2006)

Ngôn ngữ VHDL để thiết kế vi mạch. /
per: Nguyễn Quốc Tuấn
Publicat: (2002)

Ngôn ngữ VHDL để thiết kế vi mạch
per: Nguyễn, Quốc Tuấn
Publicat: (2002)

Ngôn ngữ VHDL để thiết kế vi mạch
per: Nguyễn, Quốc Tuấn
Publicat: (2006)

Tài liệu hướng dẫn thực hành mạch số và thiết kế mạch số với verilog
per: Lâm Đức Khải
Publicat: (2014)

Verilog and SystemVerilog Gotchas
per: Sutherland, Stuart, et al.
Publicat: (2020)

Giáo trình thực hành Thiết kế vi mạch số bằng VHDL -XILINX /
Publicat: (2018)

Giáo trình thực hành thiết kế vi mạch số bằng VHDL - XILINX
per: Nguyễn, Đình Phú
Publicat: (2018)

Giáo trình thực hành thiết kế vi mạch số bằng VHDL-XILINX
per: Trương, Thị Bích Ngà
Publicat: (2018)

VHDL :
per: Lipsett, Roger
Publicat: (1989)

VHDL /
per: Perry, Douglas L.
Publicat: (1998)

VHDL for engineers
per: Short, Kenneth L.
Publicat: (2014)

Verilog for digital design
per: Vahid, Frank
Publicat: (2007)

SystemVerilog for Verification
per: Spear, Chris
Publicat: (2020)

Quick Start Guide to Verilog. 1st ed.
per: LaMeres, Brock J.
Publicat: (2020)

The desingner's guide to VHDL
per: Ashenden, Peter J.
Publicat: (2002)

The designer's guide to VHDL
per: Ashenden, Peter J.
Publicat: (2008)

Verilog HDL : a guide to digital design and synthesis /
per: Palnitkar, Samir.
Publicat: (2003)

Quick Start Guide to VHDL. 1st ed.
per: LaMeres, Brock J.
Publicat: (2020)

Design through verilog HDL
per: Padmanabhan, T. R
Publicat: (2004)

Digital VLSI Design with Verilog
per: Williams, John
Publicat: (2020)

Hardware Verification with System Verilog
per: Mintz, Mike, et al.
Publicat: (2020)

Designing Digital Systems with SystemVerilog (Version 1.0)
per: Brent, E. Nelson
Publicat: (2026)

VHDL [Đĩa CD-ROM] /
per: Perry, Douglas L.
Publicat: (1998)

PLD Based Design with VHDL
per: Taraate, Vaibbhav
Publicat: (2020)

Verilog Computer-Based Training Course /
per: Navabi, Zainalabedin
Publicat: (2002)

Fundamentals of Digital Logic with Verilog Design /
per: Brown Stephen D
Publicat: (2003)

Designing digital computing systems with Verilog
per: Lilja, David J.
Publicat: (2005)

Computer principles and design in Verilog HDL
per: Li, Yamin
Publicat: (2015)

Verilog HDL và ứng dụng
per: Nguyễn, Hùng Quân
Publicat: (2014)

Fundamentals of digital logic with Verilog design
per: Brown, Stephen
Publicat: (2014)

Fundamentals of digital logic with Verilog design
per: Brown, Stephen D
Publicat: (2014)

Digital design and Verilog HDL fundamentals
per: Cavanagh, Joseph
Publicat: (2008)

Notice: fwrite(): write of 697 bytes failed with errno=28 No space left on device in C:\vufind\module\VuFind\src\VuFind\Session\File.php on line 152
Cannot write session to C:\Windows\TEMP\vufind_sessions/sess_6rdhq44for4s91oagbdf3k8326
Warning: session_write_close(): Failed to write session data using user defined save handler. (session.save_path: \xampp\tmp) in C:\vufind\vendor\laminas\laminas-session\src\SessionManager.php on line 235