Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Đã lưu trong:
| Príomhúdar: | |
|---|---|
| Formáid: | Leabhar |
| Teanga: | Undetermined |
| Foilsithe: |
New York
McGraw-Hill
2005
|
| Ábhair: | |
| Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Bí ar an gcéad duine le tuairim a scríobh!