ESL design and verification : a prescription for electronic system-level methodology
This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL...
Tallennettuna:
| Päätekijä: | Bailey, Brian |
|---|---|
| Aineistotyyppi: | Kirja |
| Kieli: | Undetermined |
| Julkaistu: |
Amsterdam
Morgan Kaufmann
2007
|
| Aiheet: | |
| Tagit: |
Lisää tagi
Ei tageja, Lisää ensimmäinen tagi!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Samankaltaisia teoksia
-
Multiprocessor systems on chips
Julkaistu: (2005) -
Designer's guide to the cypress psoc
Tekijä: Ashby, Robert
Julkaistu: (2005) -
Designer's guide to the cypress psoc
Tekijä: Ashby, Robert
Julkaistu: (2005) -
On-chip communication architectures : system on chip interconnect
Tekijä: Pasricha, Sudeep
Julkaistu: (2008) -
Verification techniques for system-level design
Tekijä: Fujita, Masahiro
Julkaistu: (2008)