ESL design and verification : a prescription for electronic system-level methodology
This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL...
Uloženo v:
| Hlavní autor: | Bailey, Brian |
|---|---|
| Médium: | Kniha |
| Jazyk: | Undetermined |
| Vydáno: |
Amsterdam
Morgan Kaufmann
2007
|
| Témata: | |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Podobné jednotky
-
Multiprocessor systems on chips
Vydáno: (2005) -
Designer's guide to the cypress psoc
Autor: Ashby, Robert
Vydáno: (2005) -
Designer's guide to the cypress psoc
Autor: Ashby, Robert
Vydáno: (2005) -
Verification techniques for system-level design
Autor: Fujita, Masahiro
Vydáno: (2008) -
On-chip communication architectures : system on chip interconnect
Autor: Pasricha, Sudeep
Vydáno: (2008)