ESL design and verification : a prescription for electronic system-level methodology
This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL...
Spremljeno u:
| Glavni autor: | Bailey, Brian |
|---|---|
| Format: | Knjiga |
| Jezik: | Undetermined |
| Izdano: |
Amsterdam
Morgan Kaufmann
2007
|
| Teme: | |
| Oznake: |
Dodaj oznaku
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Similar Items
-
Multiprocessor systems on chips
Izdano: (2005) -
Designer's guide to the cypress psoc
od: Ashby, Robert
Izdano: (2005) -
Designer's guide to the cypress psoc
od: Ashby, Robert
Izdano: (2005) -
On-chip communication architectures : system on chip interconnect
od: Pasricha, Sudeep
Izdano: (2008) -
Verification techniques for system-level design
od: Fujita, Masahiro
Izdano: (2008)