ESL design and verification : a prescription for electronic system-level methodology
This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL...
Saved in:
| Main Author: | Bailey, Brian |
|---|---|
| Format: | Book |
| Language: | Undetermined |
| Published: |
Amsterdam
Morgan Kaufmann
2007
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institutions: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Similar Items
-
Multiprocessor systems on chips
Published: (2005) -
Designer's guide to the cypress psoc
by: Ashby, Robert
Published: (2005) -
Designer's guide to the cypress psoc
by: Ashby, Robert
Published: (2005) -
On-chip communication architectures : system on chip interconnect
by: Pasricha, Sudeep
Published: (2008) -
Verification techniques for system-level design
by: Fujita, Masahiro
Published: (2008)