ESL design and verification : a prescription for electronic system-level methodology
This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen "SLD" or "ESL" go through many stages and false starts, and have observed that the shift in design methodologies to ESL...
Gespeichert in:
| 1. Verfasser: | Bailey, Brian |
|---|---|
| Format: | Buch |
| Sprache: | Undetermined |
| Veröffentlicht: |
Amsterdam
Morgan Kaufmann
2007
|
| Schlagworte: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Ähnliche Einträge
-
Multiprocessor systems on chips
Veröffentlicht: (2005) -
Designer's guide to the cypress psoc
von: Ashby, Robert
Veröffentlicht: (2005) -
Designer's guide to the cypress psoc
von: Ashby, Robert
Veröffentlicht: (2005) -
On-chip communication architectures : system on chip interconnect
von: Pasricha, Sudeep
Veröffentlicht: (2008) -
Verification techniques for system-level design
von: Fujita, Masahiro
Veröffentlicht: (2008)