ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Kniha |
| Jazyk: | Undetermined |
| Vydáno: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| Témata: | |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Buďte první, kdo okomentuje tento záznam!