ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
में बचाया:
| मुख्य लेखक: | Munden, Richard |
|---|---|
| स्वरूप: | पुस्तक |
| भाषा: | Undetermined |
| प्रकाशित: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| विषय: | |
| टैग : |
टैग जोड़ें
कोई टैग नहीं, इस रिकॉर्ड को टैग करने वाले पहले व्यक्ति बनें!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
समान संसाधन
-
High performance ASIC design : Using synthesizable domino logic in an ASIC flow
द्वारा: Hossain, Razak
प्रकाशित: (2008) -
Hướng dẫn thí nghiệm DSP sử dụng FPGA
द्वारा: Nguyễn, Tuấn Phước
प्रकाशित: (2014) -
Analysis and design of integrated circuits
प्रकाशित: (1967) -
Analysis and design of integrated circuits
प्रकाशित: (1967) -
Synthesis of Arithmetic Circuits : FPGA, ASIC, and embedded systems
द्वारा: Deschamps, Jean-Pierre
प्रकाशित: (2006)