ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Сохранить в:
| Главный автор: | Munden, Richard |
|---|---|
| Формат: | |
| Язык: | Undetermined |
| Опубликовано: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| Предметы: | |
| Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Схожие документы
-
High performance ASIC design : Using synthesizable domino logic in an ASIC flow
по: Hossain, Razak
Опубликовано: (2008) -
Hướng dẫn thí nghiệm DSP sử dụng FPGA
по: Nguyễn, Tuấn Phước
Опубликовано: (2014) -
Analysis and design of integrated circuits
Опубликовано: (1967) -
Analysis and design of integrated circuits
Опубликовано: (1967) -
Synthesis of Arithmetic Circuits : FPGA, ASIC, and embedded systems
по: Deschamps, Jean-Pierre
Опубликовано: (2006)