ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Zapisane w:
| 1. autor: | Munden, Richard |
|---|---|
| Format: | Książka |
| Język: | Undetermined |
| Wydane: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| Hasła przedmiotowe: | |
| Etykiety: |
Dodaj etykietę
Nie ma etykietki, Dołącz pierwszą etykiete!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Podobne zapisy
-
High performance ASIC design : Using synthesizable domino logic in an ASIC flow
od: Hossain, Razak
Wydane: (2008) -
Hướng dẫn thí nghiệm DSP sử dụng FPGA
od: Nguyễn, Tuấn Phước
Wydane: (2014) -
Analysis and design of integrated circuits
Wydane: (1967) -
Analysis and design of integrated circuits
Wydane: (1967) -
Synthesis of Arithmetic Circuits : FPGA, ASIC, and embedded systems
od: Deschamps, Jean-Pierre
Wydane: (2006)