ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
Wedi'i Gadw mewn:
| Prif Awdur: | Munden, Richard |
|---|---|
| Fformat: | Llyfr |
| Iaith: | Undetermined |
| Cyhoeddwyd: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| Pynciau: | |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Eitemau Tebyg
-
High performance ASIC design : Using synthesizable domino logic in an ASIC flow
gan: Hossain, Razak
Cyhoeddwyd: (2008) -
Hướng dẫn thí nghiệm DSP sử dụng FPGA
gan: Nguyễn, Tuấn Phước
Cyhoeddwyd: (2014) -
Analysis and design of integrated circuits
Cyhoeddwyd: (1967) -
Analysis and design of integrated circuits
Cyhoeddwyd: (1967) -
Synthesis of Arithmetic Circuits : FPGA, ASIC, and embedded systems
gan: Deschamps, Jean-Pierre
Cyhoeddwyd: (2006)