ASIC and FPGA verification : A guide to component modeling
ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.
保存先:
| 第一著者: | Munden, Richard |
|---|---|
| フォーマット: | 図書 |
| 言語: | Undetermined |
| 出版事項: |
Amsterdam
Elsevier, Morgan Kaufmann Publishers
2005
|
| 主題: | |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
類似資料
-
High performance ASIC design : Using synthesizable domino logic in an ASIC flow
著者:: Hossain, Razak
出版事項: (2008) -
Hướng dẫn thí nghiệm DSP sử dụng FPGA
著者:: Nguyễn, Tuấn Phước
出版事項: (2014) -
Analysis and design of integrated circuits
出版事項: (1967) -
Analysis and design of integrated circuits
出版事項: (1967) -
Synthesis of Arithmetic Circuits : FPGA, ASIC, and embedded systems
著者:: Deschamps, Jean-Pierre
出版事項: (2006)