Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Đã lưu trong:
| Príomhúdar: | Bianchi, Giovanni |
|---|---|
| Formáid: | Leabhar |
| Teanga: | Undetermined |
| Foilsithe: |
New York
McGraw-Hill
2005
|
| Ábhair: | |
| Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Míreanna Comhchosúla
-
Phase-locked loop synthesizer simulation /
le: Bianchi, Giovanni.
Foilsithe: (2005) -
Phase-locked loop synthesizer simulation
le: Bianchi, Giovanni
Foilsithe: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
le: Purkayastha, Basab Bijoy, et al.
Foilsithe: (2015) -
Phase-locked loop synthesizer simulation
le: Bianchi, Giovanni.
Foilsithe: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
le: Groger, Harald.