Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Uloženo v:
Hlavní autor: | Bianchi, Giovanni |
---|---|
Médium: | Kniha |
Jazyk: | Undetermined |
Vydáno: |
New York
McGraw-Hill
2005
|
Témata: | |
Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Podobné jednotky
-
Phase-locked loop synthesizer simulation /
Autor: Bianchi, Giovanni.
Vydáno: (2005) -
Phase-locked loop synthesizer simulation
Autor: Bianchi, Giovanni
Vydáno: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
Autor: Purkayastha, Basab Bijoy, a další
Vydáno: (2015) -
Phase-locked loop synthesizer simulation
Autor: Bianchi, Giovanni.
Vydáno: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
Autor: Groger, Harald.