Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Saved in:
Main Author: | Bianchi, Giovanni |
---|---|
Format: | Book |
Language: | Undetermined |
Published: |
New York
McGraw-Hill
2005
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institutions: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Similar Items
-
Phase-locked loop synthesizer simulation /
by: Bianchi, Giovanni.
Published: (2005) -
Phase-locked loop synthesizer simulation
by: Bianchi, Giovanni
Published: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
by: Purkayastha, Basab Bijoy, et al.
Published: (2015) -
Phase-locked loop synthesizer simulation
by: Bianchi, Giovanni.
Published: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
by: Groger, Harald.