Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Đã lưu trong:
主要作者: | Bianchi, Giovanni |
---|---|
格式: | 圖書 |
語言: | Undetermined |
出版: |
New York
McGraw-Hill
2005
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
相似書籍
-
Phase-locked loop synthesizer simulation /
由: Bianchi, Giovanni.
出版: (2005) -
Phase-locked loop synthesizer simulation
由: Bianchi, Giovanni
出版: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
由: Purkayastha, Basab Bijoy, et al.
出版: (2015) -
Phase-locked loop synthesizer simulation
由: Bianchi, Giovanni.
出版: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
由: Groger, Harald.