Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Wedi'i Gadw mewn:
| Prif Awdur: | |
|---|---|
| Fformat: | Llyfr |
| Iaith: | Undetermined |
| Cyhoeddwyd: |
New York
McGraw-Hill
2005
|
| Pynciau: | |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Byddwch y cyntaf i adael sylw!