Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Đã lưu trong:
| Tác giả chính: | |
|---|---|
| Định dạng: | Sách |
| Ngôn ngữ: | Undetermined |
| Được phát hành: |
New York
McGraw-Hill
2005
|
| Những chủ đề: | |
| Các nhãn: |
Thêm thẻ
Không có thẻ, Là người đầu tiên thẻ bản ghi này!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
| LEADER | 01349nam a2200205Ia 4500 | ||
|---|---|---|---|
| 001 | CTU_213648 | ||
| 008 | 210402s9999 xx 000 0 und d | ||
| 082 | |a 621.3815364 | ||
| 082 | |b B577 | ||
| 100 | |a Bianchi, Giovanni | ||
| 245 | 0 | |a Phase-locked loop synthesizer simulation | |
| 245 | 0 | |c Giovanni Bianchi | |
| 260 | |a New York | ||
| 260 | |b McGraw-Hill | ||
| 260 | |c 2005 | ||
| 520 | |a Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessary for radio & wireless. This book describes how to calculate PLL performances by using standard mathematical or circuit analysis programs. Theoretical descriptions are limited to the minimum needed to explain how to perform calculations. Although presented methods of analysis can be implemented with many commercial programs, their description always refers to Mathcad and SIMetrix. | ||
| 650 | |a Vòng khóa pha,Bộ tổng hợp tần số,Phase-locked loops,Frequency synthesizers | ||
| 650 | |x Sự mô phỏng trên máy tính,Computer simulation | ||
| 904 | |i Tuyến | ||
| 980 | |a Trung tâm Học liệu Trường Đại học Cần Thơ | ||