Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Đã lưu trong:
| Hovedforfatter: | Bianchi, Giovanni |
|---|---|
| Format: | Bog |
| Sprog: | Undetermined |
| Udgivet: |
New York
McGraw-Hill
2005
|
| Fag: | |
| Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Lignende værker
-
Phase-locked loop synthesizer simulation /
af: Bianchi, Giovanni.
Udgivet: (2005) -
Phase-locked loop synthesizer simulation
af: Bianchi, Giovanni
Udgivet: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
af: Purkayastha, Basab Bijoy, et al.
Udgivet: (2015) -
Phase-locked loop synthesizer simulation
af: Bianchi, Giovanni.
Udgivet: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
af: Groger, Harald.