Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Bewaard in:
| Hoofdauteur: | Bianchi, Giovanni |
|---|---|
| Formaat: | Boek |
| Taal: | Undetermined |
| Gepubliceerd in: |
New York
McGraw-Hill
2005
|
| Onderwerpen: | |
| Tags: |
Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Gelijkaardige items
-
Phase-locked loop synthesizer simulation /
door: Bianchi, Giovanni.
Gepubliceerd in: (2005) -
Phase-locked loop synthesizer simulation
door: Bianchi, Giovanni
Gepubliceerd in: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
door: Purkayastha, Basab Bijoy, et al.
Gepubliceerd in: (2015) -
Phase-locked loop synthesizer simulation
door: Bianchi, Giovanni.
Gepubliceerd in: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
door: Groger, Harald.