Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Enregistré dans:
| Auteur principal: | |
|---|---|
| Format: | Livre |
| Langue: | Undetermined |
| Publié: |
New York
McGraw-Hill
2005
|
| Sujets: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Soyez le premier à ajouter un commentaire!