On-chip communication architectures : system on chip interconnect
保存先:
第一著者: | Pasricha, Sudeep |
---|---|
フォーマット: | Sách |
言語: | Undetermined |
出版事項: |
Elsevier
2008
|
主題: | |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
Thư viện lưu trữ: | Trung tâm Thư viện - Trường Đại học Công nghiệp TP. Hồ Chí Minh |
---|
類似資料
-
Networks on chips
著者:: Benini, Luca
出版事項: (2006) -
Multiprocessor systems on chips
著者:: Jerraya, Ahmed A. (Ahmed Amine) -
A highly adaptive and efficient router architecture for network-on-chip /
著者:: Ahmadinia, Ali. -
Multiprocessor systems on chips
出版事項: (2005) -
Design of on-chip crossbar network topology using chained edge partitioning /
著者:: Jun, Minje.