High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Saved in:
| Main Author: | |
|---|---|
| Language: | eng |
| Published: |
Inha University
|
| Online Access: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institutions: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
| Summary: | Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ... |
|---|