High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Đã lưu trong:
| Príomhúdar: | Nguyen Thi Bao Tram |
|---|---|
| Teanga: | eng |
| Foilsithe: |
Inha University
|
| Rochtain Ar Líne: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Míreanna Comhchosúla
-
LDPC Coded Modulations
le: Franceschini, Michele, et al.
Foilsithe: (2020) -
VLSI test principles and architectures :
Foilsithe: (2006) -
High-performance Packet Switching Architectures
le: Elhanany, Itamar, et al.
Foilsithe: (2020) -
High Performance Embedded Architectures and Compilers
le: Bosschere, Koen De, et al.
Foilsithe: (2020) -
High Performance Embedded Architectures and Compilers
Foilsithe: (2020)