High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Guardado en:
| Autor principal: | Nguyen Thi Bao Tram |
|---|---|
| Lenguaje: | eng |
| Publicado: |
Inha University
|
| Acceso en línea: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Ejemplares similares
-
LDPC Coded Modulations
por: Franceschini, Michele, et al.
Publicado: (2020) -
VLSI test principles and architectures :
Publicado: (2006) -
High-performance Packet Switching Architectures
por: Elhanany, Itamar, et al.
Publicado: (2020) -
High Performance Embedded Architectures and Compilers
por: Bosschere, Koen De, et al.
Publicado: (2020) -
High Performance Embedded Architectures and Compilers
Publicado: (2020)