High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
保存先:
| 第一著者: | Nguyen Thi Bao Tram |
|---|---|
| 言語: | eng |
| 出版事項: |
Inha University
|
| オンライン・アクセス: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
類似資料
-
LDPC Coded Modulations
著者:: Franceschini, Michele, 等
出版事項: (2020) -
VLSI test principles and architectures :
出版事項: (2006) -
High-performance Packet Switching Architectures
著者:: Elhanany, Itamar, 等
出版事項: (2020) -
High Performance Embedded Architectures and Compilers
著者:: Bosschere, Koen De, 等
出版事項: (2020) -
High Performance Embedded Architectures and Compilers
出版事項: (2020)