High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Na minha lista:
| Autor principal: | Nguyen Thi Bao Tram |
|---|---|
| Idioma: | eng |
| Publicado em: |
Inha University
|
| Acesso em linha: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Registos relacionados
-
LDPC Coded Modulations
Por: Franceschini, Michele, et al.
Publicado em: (2020) -
VLSI test principles and architectures :
Publicado em: (2006) -
High-performance Packet Switching Architectures
Por: Elhanany, Itamar, et al.
Publicado em: (2020) -
High Performance Embedded Architectures and Compilers
Por: Bosschere, Koen De, et al.
Publicado em: (2020) -
High Performance Embedded Architectures and Compilers
Publicado em: (2020)