High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Kaydedildi:
| Yazar: | Nguyen Thi Bao Tram |
|---|---|
| Dil: | eng |
| Baskı/Yayın Bilgisi: |
Inha University
|
| Online Erişim: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Etiketler: |
Etiketle
Etiket eklenmemiş, İlk siz ekleyin!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Benzer Materyaller
-
LDPC Coded Modulations
Yazar:: Franceschini, Michele, ve diğerleri
Baskı/Yayın Bilgisi: (2020) -
VLSI test principles and architectures :
Baskı/Yayın Bilgisi: (2006) -
High-performance Packet Switching Architectures
Yazar:: Elhanany, Itamar, ve diğerleri
Baskı/Yayın Bilgisi: (2020) -
High Performance Embedded Architectures and Compilers
Yazar:: Bosschere, Koen De, ve diğerleri
Baskı/Yayın Bilgisi: (2020) -
High Performance Embedded Architectures and Compilers
Baskı/Yayın Bilgisi: (2020)