Implementation of a dynamic partial reconfigurable FPGA framework for flexible network on chip
में बचाया:
| भाषा: | vie |
|---|---|
| ऑनलाइन पहुंच: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9245 |
| टैग : |
टैग जोड़ें
कोई टैग नहीं, इस रिकॉर्ड को टैग करने वाले पहले व्यक्ति बनें!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
समान संसाधन
- Developing a flexible NoC-based multicore reconfigurable hardware platform on FPGA
-
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
द्वारा: Gong, Lingkan, और अन्य
प्रकाशित: (2015) - A cascadable random neural network chip with reconfigurable topology /
- A framework for customizable deep neural network hardware generation on FPGA
-
Thực hiện NETWORK-ON-CHIP (NoC) trên nền FPGA
द्वारा: Phạm Ngọc, Nam, और अन्य
प्रकाशित: (2014)