Implementation of a dynamic partial reconfigurable FPGA framework for flexible network on chip
保存先:
| 言語: | vie |
|---|---|
| オンライン・アクセス: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9245 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
類似資料
- Developing a flexible NoC-based multicore reconfigurable hardware platform on FPGA
-
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
著者:: Gong, Lingkan, 等
出版事項: (2015) - A cascadable random neural network chip with reconfigurable topology /
- A framework for customizable deep neural network hardware generation on FPGA
-
Thực hiện NETWORK-ON-CHIP (NoC) trên nền FPGA
著者:: Phạm Ngọc, Nam, 等
出版事項: (2014)