Comprehensive functional verification the complete industry cycle

QR koda

Comprehensive functional verification the complete industry cycle

A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger desig...

Shranjeno v:

Bibliografske podrobnosti
Glavni avtor:	Wile, Bruce
Format:	Knjiga
Jezik:	Undetermined
Izdano:	Amsterdam Elsevier/Morgan Kaufmann 2005
Teme:	Integrated circuits,Computer engineering,Mạch tích hợp,Kỹ thuật máy tính Verification,Mã xác nhận
Oznake:	Označite Brez oznak, prvi označite!

Thư viện lưu trữ:	Trung tâm Học liệu Trường Đại học Cần Thơ

Podobne knjige/članki

Applied formal verification
od: Perry, Douglas L.
Izdano: (2005)

Verification techniques for system-level design
od: Fujita, Masahiro
Izdano: (2008)

Counterfeit Integrated Circuits: Detection and Avoidance
od: Tehranipoor, Mark, et al.
Izdano: (2015)

ASIC and FPGA verification :
od: Munden, Richard
Izdano: (2005)

Analysis and design of integrated circuits
Izdano: (1967)

Analysis and design of integrated circuits
Izdano: (1967)

Building a Blockchain-Based Credential Verification System
od: Mai, The Son, et al.
Izdano: (2025)

High performance ASIC design : Using synthesizable domino logic in an ASIC flow
od: Hossain, Razak
Izdano: (2008)

Coplanar microwave integrated circuits
od: Wolff, Ingo
Izdano: (2006)

Coplanar microwave integrated circuits
od: Wolff, Ingo
Izdano: (2006)

Standardized Functional Verification
od: Wiemann, Alan
Izdano: (2020)

Guidance for the verification and validation of neural networks
od: Pullum, Laura L.
Izdano: (2007)

BERT-Based Model for Vietnamese Fact Verification Dataset
od: Tran, Bao, et al.
Izdano: (2024)

VLSI test principles and architectures :
Izdano: (2006)

Logic synthesis and verification algorithms
od: Hachtel, Gary D
Izdano: (2006)

Hướng dẫn thí nghiệm DSP sử dụng FPGA
od: Nguyễn, Tuấn Phước
Izdano: (2014)

Integrated circuit design
od: Weste, Neil H. E
Izdano: (2011)

Modern semiconductor devices for integrated circuits
od: Hu, Chenming
Izdano: (2010)

Functional Verification Coverage Measurement and Analysis
od: Piziali, Andrew
Izdano: (2020)

Design of analog CMOS integrated circuits
od: Razavi, Behzad
Izdano: (2012)

Verification, Model Checking, and Abstract Interpretation: 16th International Conference, VMCAI 2015, Mumbai, India, January 12-14, 2015, Proceedings
od: D'Souza, Deepak, et al.
Izdano: (2015)

Modeling and verification of real-time systems :
Izdano: (2008)

Functional Verification of Programmable Embedded Architectures
od: Mishra, Prabhat, et al.
Izdano: (2020)

Verification and validation for quality of UML 2.0 models
od: Unhelkar, Bhuvan
Izdano: (2005)

Giáo trình thiết kế vi mạch số /
od: Bộ Môn Tin Học
Izdano: (2018)

Digital design :bprinciples and practices
od: Wakerly, John F
Izdano: (2018)

Towards a Model for Integrating Process Verification in Process-Driven Application Development
od: Nguyen, Thanh Tuan, et al.
Izdano: (2025)

Verification and validation for quality of UML 2.0 madels
od: Unhelkar, Bhuvan
Izdano: (2005)

ASIC/SoC Functional Design Verification. 1st ed. 2018
od: Mehta, Ashok B.
Izdano: (2020)

Analog VLSI :
od: Ismail, Mohammed
Izdano: (1994)

High-speed VLSI interconnections
od: Goel, Ashok K.
Izdano: (2007)

CMOS :
od: Baker, R. Jacob
Izdano: (2019)

CMOS VLSI design :
od: Weste, Neil H. E.
Izdano: (2011)

Verification of PLC programs written in FBD with VIS /
od: Yoo, Jun-Beom.

Analog VLSI

CMOS VLSI design
od: Weste, Neil H. E
Izdano: (2011)

Formal Methods for Industrial Critical Systems: 20th International Workshop, FMICS 2015 Oslo, Norway, June 22-23, 2015 Proceedings
od: Núñez, Manuel, et al.
Izdano: (2015)

CMOS current-mode circuits for data communications
od: Yuan, Fei
Izdano: (2007)

Applications of linear integrated circuits
od: Hnatek, Eugene R.
Izdano: (1975)

Formal Verification of Simulink/Stateflow Diagrams
od: Zhan, Naijun, et al.
Izdano: (2020)