Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Guardat en:
Autor principal: | Bianchi, Giovanni |
---|---|
Format: | Llibre |
Idioma: | Undetermined |
Publicat: |
New York
McGraw-Hill
2005
|
Matèries: | |
Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Ítems similars
-
Phase-locked loop synthesizer simulation /
per: Bianchi, Giovanni.
Publicat: (2005) -
Phase-locked loop synthesizer simulation
per: Bianchi, Giovanni
Publicat: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
per: Purkayastha, Basab Bijoy, et al.
Publicat: (2015) -
Phase-locked loop synthesizer simulation
per: Bianchi, Giovanni.
Publicat: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
per: Groger, Harald.