Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Gorde:
Egile nagusia: | Bianchi, Giovanni |
---|---|
Formatua: | Liburua |
Hizkuntza: | Undetermined |
Argitaratua: |
New York
McGraw-Hill
2005
|
Gaiak: | |
Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Antzeko izenburuak
-
Phase-locked loop synthesizer simulation /
nork: Bianchi, Giovanni.
Argitaratua: (2005) -
Phase-locked loop synthesizer simulation
nork: Bianchi, Giovanni
Argitaratua: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
nork: Purkayastha, Basab Bijoy, et al.
Argitaratua: (2015) -
Phase-locked loop synthesizer simulation
nork: Bianchi, Giovanni.
Argitaratua: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
nork: Groger, Harald.