Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Enregistré dans:
Auteur principal: | Bianchi, Giovanni |
---|---|
Format: | Livre |
Langue: | Undetermined |
Publié: |
New York
McGraw-Hill
2005
|
Sujets: | |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Documents similaires
-
Phase-locked loop synthesizer simulation /
par: Bianchi, Giovanni.
Publié: (2005) -
Phase-locked loop synthesizer simulation
par: Bianchi, Giovanni
Publié: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
par: Purkayastha, Basab Bijoy, et autres
Publié: (2015) -
Phase-locked loop synthesizer simulation
par: Bianchi, Giovanni.
Publié: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
par: Groger, Harald.