Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Spremljeno u:
Glavni autor: | Bianchi, Giovanni |
---|---|
Format: | Knjiga |
Jezik: | Undetermined |
Izdano: |
New York
McGraw-Hill
2005
|
Teme: | |
Oznake: |
Dodaj oznaku
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Similar Items
-
Phase-locked loop synthesizer simulation /
od: Bianchi, Giovanni.
Izdano: (2005) -
Phase-locked loop synthesizer simulation
od: Bianchi, Giovanni
Izdano: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
od: Purkayastha, Basab Bijoy, i dr.
Izdano: (2015) -
Phase-locked loop synthesizer simulation
od: Bianchi, Giovanni.
Izdano: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
od: Groger, Harald.