Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
保存先:
第一著者: | Bianchi, Giovanni |
---|---|
フォーマット: | 図書 |
言語: | Undetermined |
出版事項: |
New York
McGraw-Hill
2005
|
主題: | |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
類似資料
-
Phase-locked loop synthesizer simulation /
著者:: Bianchi, Giovanni.
出版事項: (2005) -
Phase-locked loop synthesizer simulation
著者:: Bianchi, Giovanni
出版事項: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
著者:: Purkayastha, Basab Bijoy, 等
出版事項: (2015) -
Phase-locked loop synthesizer simulation
著者:: Bianchi, Giovanni.
出版事項: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
著者:: Groger, Harald.