Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Na minha lista:
Autor principal: | Bianchi, Giovanni |
---|---|
Formato: | Livro |
Idioma: | Undetermined |
Publicado em: |
New York
McGraw-Hill
2005
|
Assuntos: | |
Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Registos relacionados
-
Phase-locked loop synthesizer simulation /
Por: Bianchi, Giovanni.
Publicado em: (2005) -
Phase-locked loop synthesizer simulation
Por: Bianchi, Giovanni
Publicado em: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
Por: Purkayastha, Basab Bijoy, et al.
Publicado em: (2015) -
Phase-locked loop synthesizer simulation
Por: Bianchi, Giovanni.
Publicado em: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
Por: Groger, Harald.