Phase-locked loop synthesizer simulation
Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessar...
Сохранить в:
Главный автор: | Bianchi, Giovanni |
---|---|
Формат: | |
Язык: | Undetermined |
Опубликовано: |
New York
McGraw-Hill
2005
|
Предметы: | |
Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Схожие документы
-
Phase-locked loop synthesizer simulation /
по: Bianchi, Giovanni.
Опубликовано: (2005) -
Phase-locked loop synthesizer simulation
по: Bianchi, Giovanni
Опубликовано: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
по: Purkayastha, Basab Bijoy, et al.
Опубликовано: (2015) -
Phase-locked loop synthesizer simulation
по: Bianchi, Giovanni.
Опубликовано: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
по: Groger, Harald.