High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Wedi'i Gadw mewn:
| Prif Awdur: | Nguyen Thi Bao Tram |
|---|---|
| Iaith: | eng |
| Cyhoeddwyd: |
Inha University
|
| Mynediad Ar-lein: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Eitemau Tebyg
-
LDPC Coded Modulations
gan: Franceschini, Michele, et al.
Cyhoeddwyd: (2020) -
VLSI test principles and architectures :
Cyhoeddwyd: (2006) -
High-performance Packet Switching Architectures
gan: Elhanany, Itamar, et al.
Cyhoeddwyd: (2020) -
High Performance Embedded Architectures and Compilers
gan: Bosschere, Koen De, et al.
Cyhoeddwyd: (2020) -
High Performance Embedded Architectures and Compilers
Cyhoeddwyd: (2020)