High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Sparad:
| Huvudupphovsman: | Nguyen Thi Bao Tram |
|---|---|
| Språk: | eng |
| Publicerad: |
Inha University
|
| Länkar: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| Taggar: |
Lägg till en tagg
Inga taggar, Lägg till första taggen!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Liknande verk
-
LDPC Coded Modulations
av: Franceschini, Michele, et al.
Publicerad: (2020) -
VLSI test principles and architectures :
Publicerad: (2006) -
High-performance Packet Switching Architectures
av: Elhanany, Itamar, et al.
Publicerad: (2020) -
High Performance Embedded Architectures and Compilers
av: Bosschere, Koen De, et al.
Publicerad: (2020) -
High Performance Embedded Architectures and Compilers
Publicerad: (2020)