High Performance VLSI Architectures for QC-LDPC Codes in 5G Communications
Chapter1. Introduction; Chapter 2. Background and Fundamentals; Chapter 3. Low-Complexity Multi-Way Split-Row Layered LDPC Decoder for Gigabit Wireless Communications; ...
Đã lưu trong:
| 主要作者: | Nguyen Thi Bao Tram |
|---|---|
| 語言: | eng |
| 出版: |
Inha University
|
| 在線閱讀: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2892 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
相似書籍
-
LDPC Coded Modulations
由: Franceschini, Michele, et al.
出版: (2020) -
VLSI test principles and architectures :
出版: (2006) -
High-performance Packet Switching Architectures
由: Elhanany, Itamar, et al.
出版: (2020) -
High Performance Embedded Architectures and Compilers
由: Bosschere, Koen De, et al.
出版: (2020) -
High Performance Embedded Architectures and Compilers
出版: (2020)