Wafer-Level Chip-Scale Packaging Analog and Power Semiconductor Applications

Analog and Power Wafer Level Chip Scale Packaging presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog techn...

Full description

Saved in:
Bibliographic Details
Main Authors: Qu, Shichun, Liu, Yong
Format: Book
Language:English
Published: Springer 2015
Subjects:
Online Access:https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/59132
Tags: Add Tag
No Tags, Be the first to tag this record!
Institutions: Thư viện Trường Đại học Đà Lạt