Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Đã lưu trong:
Hovedforfatter: | Perry, Douglas L. |
---|---|
Format: | Bog |
Sprog: | Undetermined |
Udgivet: |
New York
McGraw-Hill
2005
|
Fag: | |
Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
---|
Lignende værker
-
Counterfeit Integrated Circuits:
Detection and Avoidance
af: Tehranipoor, Mark, et al.
Udgivet: (2015) -
Formal Verification of Simulink/Stateflow Diagrams
af: Zhan, Naijun, et al.
Udgivet: (2020) -
Comprehensive functional verification the complete industry cycle
af: Wile, Bruce
Udgivet: (2005) -
An introduction to mixed-signal IC test and measurement
af: Mark Burns
Udgivet: (2001) -
Microelectronic circuits
af: Sedra, Adel S.
Udgivet: (1987)